More than IP


  Subscribe Newsletter  






  Member of  

Digital Design Engineer

Responsibility for creating and maintaining efficient and high-speed system functions for integration in custom ASIC environments for high-speed Ethernet communication networks. Preparing of specifications and documentation, study custom requirements and evolving standards. Implementation, optimization, simulation and debug of high-speed functions for ASIC and FPGA technologies. Collaborate with system-level and design engineers during implementation and verification to meet time schedules.

Prerequisites: Diploma or Master Degree in Electrical Engineering; Perfect knowledge of Verilog; 3+ years of practical experience as Design Engineer ideally in the field of Ethernet communication layers 1 & 2; Project management experience would be advantageous.


The positions are located in our Karlsfeld Office near Munich, Germany.
If you are interested please don't hesitate to send us your informative resume to