

Introduction

The Fibre Channel (FC) is logically a bi-directional point-to-point serial data channel, structured for high performance information transport. Physically, Fibre Channel is an interconnection of one or more point-to-point links.

Each link end terminates in a Port. Ports are fully specified in the Physical Interface (FC-PI) specification and Framing and Signaling (FC-FS) specification.

Fibre Channel is a general term used to cover all physical media supported by Fibre Channel including optical fiber, twisted pair, and coaxial cable.

The 1/2/4/8 FC-2 Transport Core provides a generic solution for 1Gbps to 8Gbps Fibre Channel applications. The core is designed to support standard Fibre Channel applications such as point-to-point and fabric interconnect.

On the Client side, the Core implements a 32-Bit FIFO interface running asynchronously from the Fibre Channel line clock.


The FC-2 Layer provides services such as CRC generation / check, generate Fibre Compliant frames and maintains buffer-to-buffer credit and necessary Fibre Channel timers.

The core is designed to support standard Fibre Channel applications such as point-to-point and fabric interconnect and can be used in conjunction with MorethanIP Ethernet Cores in FcoE (Fibre Channel over Ethernet) applications.

The core is delivered in generic source or encrypted Verilog synthesizable HDL code.

1/2/4/8Gbps Fibre Channel Transport Core Features

- Configurable to support Gigabit (106.25Gbps Baud Rate), 2 Gigabit (2.12Gbps Baud rate), 4 Gigabit (4.24Gbps Baud rate) or 8Gbps (8.48Gbps) Fibre Channel applications
- Seamless interface to commercial or embedded SERDES via a standard 40-Bit interface
- Simple 32-Bit FIFO interface to user client application
- CRC-32 checking at wire speed using a multi-stage CRC calculation architecture
- Frame minimum and maximum length verification with long frame truncation and error indication
- Programmable maximum frame length to any value up to 4096 Bytes with default length set to 2136 bytes
- Link coding implemented with 8b/10b providing DC balanced bitstream for efficient SERDES operation
- Implements Frame payload scrambler / de-scrambler for 8Gbps Fibre Operation
- Maintain 8b/10b current disparity rules with automatic correction using positive or negative encoded EOF primitives
- Implements FC-1 link synchronization with Loss of Synchronization indication
- Implements Fibre Channel FC_PORT Port control state machine with programmable timers
- Core configurable as N or F Fibre Channel port with automatic Fabric frames discard (N Port configuration)
- Provide FC Transport support for point-to-point Fibre, fabric Fibre Channel applications
- Support any Fibre Channel Traffic Class and Frame termination condition
- Implement Buffer-to-Buffer Credit management with credit recovery, credit reset and automatic R_RDY, BB_SCr and BB_SCs primitives generation
- Programmable 16-Bit credit recovery timer
- Programmable Transmit and Receive FIFO depth
- Implements processor control interface with 32-Bit statistic counters and configuration registers
- Available on Altera Stratix, Arria and Cyclone FPGA devices, Xilinx Spartan, Kintex and Virtex FPGA devices and generics standard cell ASIC technologies



1/2/4/8Gbps Fibre Channel Transport Core Block Diagram

Implementation Summary

Altera FPGA Implementation Summary

Complexity			Performance Requirement
ALUTs	Registers	Memory Bits (64x32 FIFOs)	
3250	4030	6080	8GFC: 212.5MHz 4GFC: 106.25MHz 2GFC: 53.125MHz 1GFC: 26.5625MHz

Language Code	Delivery Language
Performance HDL	Synthesizable RTL VHDL Source Code.
Requirement VLOG	Synthesizable RTL Verilog Source Code.
8GFC: 212.5MHz 4GFC: 106.25MHz 2GFC: 53.125MHz 1GFC: 26.5625MHz	Encrypted RTL for Altera FPGA technology.
Technology Code	Target Technology
GEN	Generic sythesizable code for ASIC or FPGA implementations
ALTR	Synthesizable code optimized Altera FPGAs.
XLX	Synthesizable code optimized Xilinx FPGAs.


Xilinx FPGA Implementation Summary

Complexity			Performance Requirement
Slices	Registers	Memory Bits (64x32 FIFOs)	
1560	4030	6080	8GFC: 212.5MHz 4GFC: 106.25MHz 2GFC: 53.125MHz 1GFC: 26.5625MHz

Deliverables

- Verilog Synthesizable RTL HDL or encrypted RTL for FPGA implementation
- Behavioral Verilog testbenches and Verification test cases
- Support for Altera Quartus II or Xilinx ISE FPGA design tools
- Support for industry standard ASIC design tools

Ordering Code



Contact

MorethanIP

E-Mail : info@morethanip.com

Internet : www.morethanip.com

Muenchner Strasse 199

D-85757 Karlsfeld

Germany

Tel : +49 (0) 8131 333939 0

FAX : +49 (0) 8131 333939 1